SoC Design Engineer

Job description

Job Description

Responsible for delivering IP and Sub-IP blocks for critical Networking Products manufactured on leading edge process technologies using the latest design methodologiesResponsibilities will include but not limited to:Working on Physical Design flows RTL 2 GDS and ensuring timing , routing , quality closure of multiple IP blocks.Analyze, debug and develop solutions for convergence challenges to meet design metrics like area, power and performance.

Inside this Business Group

The Data Center Group (DCG) is at the heart of Intel's transformation from a PC company to a company that runs the cloud and billions of smart, connected computing devices. The data center is the underpinning for every data-driven service, from artificial intelligence to 5G to high-performance computing, and DCG delivers the products and technologies—spanning software, processors, storage, I/O, and networking solutions—that fuel cloud, communications, enterprise, and government data centers around the world.

Legal Disclaimer:

Intel prohibits discrimination based on race, color, religion, gender, national origin, age, disability, veteran status, marital status, pregnancy, gender expression or identity, sexual orientation or any other legally protected status.

It has come to our notice that some people have received fake job interview letters ostensibly issued by Intel, inviting them to attend interviews in Intel's offices for various positions and further requiring them to deposit money to be eligible for the interviews. We wish to bring to your notice that these letters are not issued by Intel or any of its authorized representatives. Hiring at Intel is based purely on merit and Intel does not ask or require candidates to deposit any money. We would urge people interested in working for Intel, to apply directly at www.jobs.intel.com and not fall prey to unscrupulous elements.

Desired profile

Qualifications

A Bachelor or Masters of Engineering degree in Electrical/ Electronic Engineering/ VLSI Engineering.3 or more years of hands-on experience in physical design convergence from logic synthesis to layout verification.Very good understanding of digital design and circuit theoryKnowledge of Industry standard EDA tool like Design Complier, Descartes, ICC, ICC2, Primetime, Red hawk and Formality is desirableExperience in scripting languages like Perl and/or TclGood communication skills